

# **CS302 Final Term Papers By Waqar (File 4)**







Question No : 7 of 52	Marks: 1 (Budgeted Time 1 Min)
Gwen the state diagram of an up/down counter, we can find	_
	<u> </u>
Answer ( Please select your correct option )	VuAnswers.com
The next state of a given present state	correct
The previous state of a given present state	
Both the next and previous states of a given state	
The state diagram shows only the inputs/outputs of a given states	Made by: Waqar Siddhi
Question No : 8 of 52	Marks: 1 (Budgeted Time 1 Min)
A 4-bit parallel in / serial out shift register contains the value "0100",	clock signal(s) will be required to shift the value completely out of the register (i.e. to set the register to 0).
Answer ( Please select your correct option )	VuAnswers.com
c 1	
c 2	correct
c 3	
c 4	Made by: Waqar Siddh
Question No : 9 of 52	Marks: 1 (Budgeted Time 1 Min)
In Single-Precision Floating Point format, "exponent" is represe	ented by bits.
Answer ( Please select your correct option )	VuAnswers.com
8-bits	v urinswers.com
C 16-bits	
32-bits	correct
64-bits	Made by: Wagar Siddho


Question No : 10 of 52			Marks: 1 (Budge	ted Time 1 Min) 🔳
A particular Full Adder has inputs and output(s).				A
				Ţ.
Answer ( Please select your correct option )		VuAnswe	ers.com	
c 2,3				
c 2,2				
c 3,2	correct			
c 3,3		Made by:	Wagar	Siddh
Question No : 11 of 52			Marks: 1 (Budge	ted Time 1 Min)
Programmable Array Logic (PAL) has input(s) and	output(s).			
Answer ( Please select your correct option )		VuAnswe	ers.com	<u> </u>
C Single, multiple				
Multiple, single				
Single, single				
Multiple, multiple	correct	Made by:	Waqar	Siddh
Question No : 12 of 52			Marks: 1 (Budge	
At S = 0 and R = 1, an active-HIGH SR latch is in condition.				*
Answer ( Please select your correct option )		VuAnswe	ers.com	<u> </u>
C SET				
RESET	correct		not sure	
C Invalid				
No change		Made by:	Wagar	Siddh

Answer ( Please select your correct option )  Answer ( Please select your correct option )  C  Set  C  Reset  Toggle  C  Invalid  Invalid  T) And K = 1, output of JK Flip-flop will be  Toggle  C  Toggle  Toggle  C  Toggle  Toggle  C  Toggle  Tog	×
C Set  Reset  Toggle  COFFECT  Invalid	[V]
C Set  Reset  Toggle  COFFECT  Invalid	F
C Reset  Toggle  Correct  Invalid	y
C Reset  Toggle  Correct  Invalid	
Reset  Toggle  Correct  Invalid	
Reset  C Toggle COFFECT Invalid	
C Toggle COFFECT	
C Toggle COFFECT	
Invalid	
Invalid COFFECT	
Invalid	
ryjade by: Maga	A
	r Siaah
Question No : 14 of 52 Marks: 1 (Bu	dgeted Time 1 Min)
The negative edge triggered flip-flop changes state on	*
m	
Answer ( Please select your correct option ) VuAnswers.com	
Positive half cycle of clock	
С	
Negative half of clock	
Low-to-high transition of clock	
High-low transition of clock	
correct Made by: Waga	r Siddh
	dgeted Time 1 Min)
When four 1's are taken as a group on a Karnaugh map, the number of variables eliminated from the output expression is/are	
The recent of a group of a real month of the recent of the	
Answer ( Please select your correct option ) VuAnswers.com	<u> </u>
Allswer (Please select your correct opinon)   QUAITS WELS, COIII	
3	
4	
correct Made by: Maga	

Question No : 16 of 5	2			Marks: 1 (Budget	ted Time 1 Min) 📃
The outp	ut of first 74HC163 counter is connected to	andinputs of other 74HC16	53 counter to form a single cascaded count	ter	<u> </u>
Answer ( Please sele	ect your correct option )		VuAnswe	rs.com	
C RCO, ENT, E	NP	correct			
ENT, RCO, E	1P				
ENP, RCO, EN	VI				
RCO, ENI, EN	rc .		Made by:	Wagar	Siddh
Question No : 17 of 5	2			Marks: 1 (Budget	ted Time 1 Min)
The design and imple	mentation of synchronous counters start from				<u>.</u>
Answer ( Please sele	ect your correct option )		VuAnswe	ers.com	
C Truth table					
C K-map					
State table					
State diagram		correct	Made by:	Wagar	Siddh
Question No : 18 of 5	2			Marks: 1 (Budget	ted Time 1 Min)
The best state assign	ment tends to				A
Answer ( Please sele	ect your correct option )		VuAnswe	ers.com	<u> </u>
Maximizes the r	number of state variables that don't change in a gr	oup of related states	correct		
Minimizes the n	umber of state variables that don't change in a gr	oup of related states			
Minimizes the e	quivalent states				
Maximizes the	equivalent states		Made by:	Magar	Siddh







Question No : 28 of 52	Marks: 1 (Budgeted Time 1 Min)
The alternate solution for a demultiplexer-register combination circuit is	۵
	<u> </u>
Answer ( Please select your correct option )	VuAnswers.com
Parallel in / Serial out shift register	
Serial in / Parallel out shift register	correct
Parallel in / Parallel out shift register	700 II 900
Serial in / Serial Out shift register	Made by: Wagar Siddh
Question No : 29 of 52	Marks: 1 (Budgeted Time 1 Min)
In asynchronous transmission when the transmission line is idle,	<u> </u>
Answer ( Please select your correct option )	VuAnswers.com
It is set to logic low	V diffiswer 5, com
C C	
It is set to logic high	t
Remains in previous state	
State of transmission line is not used to start transmission	244 1 1 2 4 4 2 2 2 2 2 2 2 2 2 2 2 2 2
	Made by: Waqar Siddh
Question No : 30 of 52	Marks: 1 (Budgeted Time 1 Min)
The output of this circuit is always	<u> </u>
A Y	
*	
Answer ( Please select your correct option )	VuAnswers.com
0 1	
0	
A COMPROSIT	
correct	
c A	Made by: Wagar Siddh

