## For More Visit VU Answer CS302 Final Term Papers By Waqar (File 2)

aveman number system is Base number system	
ver ( Please select your correct option ) 2	VuAnswers.com
2	
5 COFFOCT	
10	
16	Made by: Waqar Side
stion No : 2 of 52	Marks: 1 (Budgeted Time 1 Min
wo numbers in BCD representation generate an invalid BCD number then the binary	is added to the result
wer ( Please select your correct option )	VuAnswers.com
1001	
o110 correct	
1111	
1100	Made by: Waqar Sida
stion No : 3 of 52	Marks: 1 (Budgeted Time 1 Min
e Gray code is different from the unsigned binary code because	
ver ( Please select your correct option )	VuAnswers.com
Successive values of Gray code differ by only one bit	
	correct
Gray Code is positional code	ConigCl
Gray Code is positional code Gray Code does not support negative values	ConfigCl

	S" stands for	 
	/ Diana as lost www.assest entire )	
	dvanced Low-frequency Schottky TTL	VuAnswers.com
	dvanced Low-dissipation Schottky TTL	
	dvanced Low-Power Schottky TTL	
0		correct
	dvanced Low-propagation Schottky TTL	
0		Made by: Waqar Siddhu
uestio	on No : 5 of 52	Marks: 1 (Budgeted Time 1 Min)
The 3-	-variable Karnaugh Map (K-Map) has cells for min or max terr	ns
nswer	r ( Please select your correct option )	VuAnswers.com
4		* units wer b.com
0		
0 8		
		correct
c 1	2	
0 16	6	
		Made by: Waqar Siddhu
	on No : 6 of 52	Marks: 1 (Budgeted Time 1 Min)
ine ce	ell marked 6 in 4-variable K-Map represent minterm 6 or the maxterm 6	
		<u>×</u>
nswer	r ( Please select your correct option )	VuAnswers.com
C A	.=1, B=1, C=0, D=0	
C A	=0, B=1, C=1, D=0	correct
		COLLEC
	=0, B=0, C=1, D=1	
	1200021	
C A	=1, B=0, C=0, D=1	Made Las & Barrey Ciddle
		Made by: Waqar Siddhu

	on No : 7 of 52	Marks: 1 (Budgeted Time 1 Min) 🛛 🔲
he F	ROM consists of a fixed non-programmable Gate array configured as a decoder	
iswe	r ( Please select your correct option )	VuAnswers.com
	ND CORRECT	
	R	
1	OT	
	OR	Made by: Waqar Siddhu
iesti	on No : 8 of 52	Marks: 1 (Budgeted Time 1 Min)
swe	r ( Please select your correct option )	
	tate variable, current state	
	urrent state, flip-flop output	
	furrent state and external input	
	iput and clock signal applied	Made by: Waqar Siddhu
lesti	on No : 9 of 52	Marks: 1 (Budgeted Time 1 Min)
n CM	OS 5 Volt series, Input voltage for Logic high signal (Vi+) is in the range of volts.	<u>ح</u>
-	r ( Please select your correct option )	VuAnswers.com
	.5 to 5 COITICCÉ	
0	.5 to 5	
	to 5	

stion No : 10 of 52	Marks: 1 (Budgeted Time 1 Min)
hat will be output state when $J=1,K=0$ and CLR input is active?	
nswer ( Please select your correct option )	VuAnswers.com
Q=1	
COITEC	
Retains previous output state	
Toggle output	
C	Made by: Waqar Sidd
uestion No : 11 of 52	Marks: 1 (Budgeted Time 1 Min)
A feature that distinguishes JK flip-flop from SR flip-flop is	
nswer ( Please select your correct option )	VuAnswers.com
Toggle condition	
Contect	
Preset input	
Type of clock	
0	
Clear input	
	Made by: Waqar Siddl
uestion No : 12 of 52	Marks: 1 (Budgeted Time 1 Min)
Which one of the following expressions is an example of Commutative Law for Multiplication?	
nswer ( Please select your correct option )	VuAnswers.com
AB+C = A+BC	
A(B+C) = B(A+C)	
AB=BA	
correct	
A+B=B+A	
c	Made by: Waqar Siddl

estion No : 13 of 52			Marks: 1 (Budgeted Time 1 Min)
e binary values for the standard SOP expression, <i>ABCD</i> + <i>ABCD</i> + <i>ABCD</i> are			<u>-</u>
wer ( Please select your correct option )		VuAnswe	ng gom
1110 + 0110 + 0001	oormoot.	VUAIISWE	
	correct		
1011 + 1111 + 1011			
0001 + 1001 + 1110			
1010 + 1110 + 0101		Made bu:	Waqar Siddh
stion No : 14 of 52			Marks: 1 (Budgeted Time 1 Min)
e design and implementation of synchronous counters start from			2
			10
ver ( Please select your correct option )		VuAnswe	rs.com
wer ( Please select your correct option ) Truth table		VuAnswe	rs.com
		VuAnswe	rs.com
		VuAnswe	rs.com
		VuAnswe	rs.com
Truth table K-map			
Truth table K-map State table	correct		rs.com Waqar Siddh
Truth table K-map State table State diagram	correct		
Truth table K-map State table State diagram tion No : 15 of 52			Waqar Siddh
Truth table K-map State table State diagram stion No : 15 of 52			Waqar Siddh
Truth table  K-map  State table  State table  stion No : 15 of 52  state diagram, the transition from a current state to the next state is determin  wer ( Please select your correct option )			Marks: 1 (Budgeted Time 1 Min)
Truth table K-map State table State diagram stion No : 15 of 52 state diagram, the transition from a current state to the next state is determin		_Made by:	Marks: 1 (Budgeted Time 1 Min)
Truth table K-map State table State table state diagram stion No : 15 of 52 state diagram, the transition from a current state to the next state is determin wer ( Please select your correct option )	ed by and	_Made by:	Marks: 1 (Budgeted Time 1 Min)
Truth table  K-map  State table  State diagram  stion No : 15 of 52  state diagram, the transition from a current state to the next state is determin  wer ( Please select your correct option )  Current state, inputs	ed by and	_Made by:	Marks: 1 (Budgeted Time 1 Min)

estion No : 16 of 52	Marks: 1 (Budgeted Time 1 Min)
, the $\overline{Q}$ output of the last flip-flop of the shift register is connected to the data input of the first flip-flo	γp. 🦰
wer ( Please select your correct option )	VuAnswers.com
Moore machine	
Mealy machine	
Johnson counter	
Ring counter	Made by: Waqar Siddh
estion No : 17 of 52	Marks: 1 (Budgeted Time 1 Min)
wer ( Please select your correct option )	VuAnswers.com
n+2 (n plus 2)	
2n (n multiplied by 2)	E
2 <sup>m</sup> (2 raise to power n)	
n <sup>2</sup> (n raise to power 2)	Made by: Waqar Siddh
estion No : 18 of 52	Marks: 1 (Budgeted Time 1 Min)
p flops are also called	
wer ( Please select your correct option )	VuAnswers.com
Bi-stable dualvibrators	
Bi-stable transformer	
Bi-stable multivibrators	xct
Bi-stable singlevibrators	Made by: Waqar Siddh

For M	ore Visit	<b>VU</b>	Answer
-------	-----------	-----------	--------

uestion No : 19 of 52		Marks: 1 (Budge	ted Time 1 Min)
or a gated D-Latch, if EN=1 and D=1 then Q(t+1) =		, 3	
iswer ( Please select your correct option )	VuAnsw	ers.com	
0			
correct			
Q(f)			
-			
Invalid			
	Made by:	: Wagar	Siddh
uestion No : 20 of 52		Marks: 1 (Budge	
he operation of J-K flip-flop is similar to that of the SR flip-flop except that the J-K flip-flop			-
Iswer ( Please select your correct option )	VuAnsw	ers.com	
Doesn't have an invalid state			
Correct			
Sets to clear when both $J = 0$ and $K = 0$			
~			
It does not show transition on change in pulse			
It does not accept asynchronous inputs			
	Made by:	: Waqar	Siddh
uestion No : 21 of 52		Marks: 1 (Budge	
he minimum time for which the input signal has to be maintained at the input of flip-flop is called of the flip-flop	).		-
iswer ( Please select your correct option )	VuAnsw	ers.com	
Set-up time			
Pulse Stability time (PST)			
Hold time			
correct			
Pulse Interval time			
	Made by:	: Waqar	Siddh
		Anton Anna I Para	

For More Visit	<b>VU Answer</b>
----------------	------------------

Que	stion No : 22 of 52	Marks: 1 (Budgeted Time 1 Min)
The		marks. I (Dudgeled fine fimit)
Ine	e input overrides the input	
		<u>×</u>
Ansv	wer ( Please select your correct option )	VuAnswers.com
c	Asynchronous, synchronous	
		correct
	Synchronous, asynchronous	
0		
	Preset input (PRE), clear input (CLR)	
С		
C	Clear input (CLR), preset input (PRE)	
100		Made by: Waqar Siddhi
Que	stion No : 23 of 52	Marks: 1 (Budgeted Time 1 Min)
The	divide-by-60 counter in digital clock is implemented by using two cascading counters:	×
A	uer ( Blasse select your correct enting )	
Ansv	wer ( Please select your correct option )	VuAnswers.com
0	Mod-6, Mod-10	
С	Mod-50, Mod-10	
	Mod-10, Mod-50	
С		
	26.450.26.46	
c	Mod-50, Mod-6	Made has & Account Ciddle
		Made by: Waqar Siddhu
Que	stion No : 24 of 52	Marks: 1 (Budgeted Time 1 Min)
The	hours counter is implemented using	×
		-
Ansv	wer ( Please select your correct option )	
	Mod-10 and Mod-2 counters	
0		
С	A single decade counter and a flip-flop	a a ma a th
		correct
-	Only a single Mod-12 counter is required	
0		
	Mod-10 and Mod-6 counters	
c	and to may show o councils	Made by Jalanay fiddh
		Made by: Waqar Siddhu

swer	Machine is a generic name given to		
S			
	r ( Please select your correct option )		VuAnswers.com
	equential circuits	correct	
	combinational circuits	0011000	
0	omomanonai en curs		
C F	hp-flops		
C	ounters		
0			_ Made by: Waqar Siddh
uestio	on No : 26 of 52		Marks: 1 (Budgeted Time 1 Min)
	is used to simplify the circuit that determines the next state.		
Inswer	r ( Please select your correct option )		VuAnswers.com
c S	tate diagram		
c N	Text state table		
	tate reduction		
0			
c s	tate assignment	correct	Made by: Waqar Siddh
Juestia	on No : 27 of 52		Marks: 1 (Budgeted Time 1 Min)
The alt	ternate solution for a demultiplexer-register combination circuit is		
Inswer	r ( Please select your correct option )		VuAnswers.com
c P	arallel in / Serial out shift register		
	erial in / Parallel out shift register		
0		correct	
c P	arallel in / Parallel out shift register		
c s	erial in / Serial Out shift register		Made by: Waqar Siddh

Que	tion No : 28 of 52			Marks: 1 (Budge	eted Time 1 Min) 🛛 🕒
	ie following statement IN 20 ISTYPE 'reg.invert'.				1
	keyword "reginvert" indicates				
					*
Ansv	ver ( Please select your correct option )	VuAr	ISWe	ers.com	
-	An inverted register input				
С					
	An inverted register input at pin 20				
С	net beren ga kan de de ju 💭 ala kan zi na kana kana kana kana kana kana kana				
С	Active-high Registered Mode output				
c	Active-low Registered Mode output				
0	Conte	t Made	by:	Wagar	Siddh
Que	tion No : 29 of 52		•		eted Time 1 Min)
AC	AL is essentially a				<u>×</u>
A.0.00	ver ( Please select your correct option )	17			
Allsv	Non-reprogrammable PAL	V UAI	ISWE	ers.com	
C	Hon-reprogrammatice PAL				
c	PAL that is programmed only by the manufacturer				
14	Reprogrammable PAL				
С	contect				
	Reprogrammable PAL				
С	rob of mundor 111	Mada	here	Wagar	C:ddb.
		_ · · · · · · ·	nî.		West States of the second
-	tion No : 30 of 52			Marks: 1 (Budge	eted Time 1 Min) 🛛 🔄
Wh	ch is not characteristic of a shift register?				<u> </u>
					*
Ansv	ver ( Please select your correct option )	VuAr	ISWe	ers.com	
~	Serial in/parallel in				
0	correct				
	Serial in/parallel out				
0					
c	Parallel in/serial out				
	Parallel in/parallel out		0.005		Carrier and Carrier
C		Made	bu:	Wagar	Siddh
			- U		•

Que	estion No : 31 of 52	Marks: 1 (Budgeted Time 1 Min)
As	sume that a 4-bit serial in/serial out shift register is initially clea	ar. We wish to store the nibble 1100. What will be the 4-bit pattern after the second clock pulse? (Right-most bit first.)
Ansı	wer ( Please select your correct option )	VuAnswers.com
0	1100	
	0011	
0		
	0000	
C		correct
c	1111	Made has \$ 14 and 6 dd
200	stion No : 32 of 52	<u>Made by: Wagar Sidd</u> Marks: 1 (Budgeted Time 1 Min)
	Nibble consists of bits	marks, i Joudgeteu i nine i minj
Ansi	wer ( Please select your correct option )	VuAnswers.com
0	2	¥ umbwer b.com
c	4	correct
	8	COLLACE
С	°	
	16	
C		Made by: Waqar Sidd
	stion No : 33 of 52	Marks: 1 (Budgeted Time 1 Min)
The	e address, from which the data is read, is provided by	_
_		
Ansı	wer ( Please select your correct option ) Depends on circuitry	VuAnswers.com
0	and sold in Linear and Linear beams	
0	None of given options	
c	RAM	
	Microprocessor	
C	and and a second of	correct Made by: Wagar Sidd
	L	

For More Visit	<b>VU Answer</b>
----------------	------------------

Que	tion No : 34 of 52			Marks: 1 (Budge	eted Time 1 Min) 🛛 🔲
FIF	O is an acronym for				*
Δηςι	ver ( Please select your correct option )	VuAn	amo	ers.com	×
RIIJI	First In, First Out		SWC	rs.com	
С	correct				
	Fly in, Fly Out				
0					
174	Fast in, Fast Out				
C					
~	None of given options				
C		Made	by:	Wagar	Siddhu
Que	tion No : 35 of 52				eted Time 1 Min) 🛛 🗐
In c	rder to synchronize two devices that consume and produce data at different rates, we can use				4
					¥
Ansv	ver ( Please select your correct option )	VuAn	swe	ers.com	
C	Read Only Memory				
	First In First Out Memory				
C	correct				
С	Flash Memory				
U					
c	Fast Page Access Mode Memory				
0		Made	by:	Wagar	Siddhu
Que	tion No : 36 of 52			Marks: 1 (Budge	eted Time 1 Min) 🛛 🔲
If th	e FIFO Memory output is already filled with data then				<u>A</u>
		17 A			Y
AIISV	rer ( Please select your correct option ) It is locked; no data is allowed to enter	v uAN	swe	ers.com	
0					
	It is not locked, the new data overwrites the previous data				
С	a is not reacting the new task over white the provides table.				
	Previous data is swapped out of memory and new data enters				
C					
	None of given options				
C	correct	Made	by:	Wagar	Siddhu

For M	ore Visit	VU .	Answer
-------	-----------	------	--------

uestion No : 37 of 52	Marks: 1 (Budgeted Time 1 Min)
he voltage gain of the Inverting Amplifier is given by the relation	<u>17</u>
swer (Please select your correct option ) $V_{out} / V_{h_1} = - R_t / R_4$	VuAnswers.com
correct	
$V_{out} / R_{f} = -V_{th} / R_{i}$	
$R_{f}/V_{in} = -R_{i}/V_{out}$	
$\mathbb{R}_{\ell}/\mathbb{V}_{h} = \mathbb{R}_{\ell}/\mathbb{V}_{out}$	Made by: Waqar Siddh
lestion No : 38 of 52	
	Marks: 1 (Budgeted Time 1 Min)
e process of converting the analogue signal into a digital representation (code) is known as	-
swer ( Please select your correct option )	VuAnswers.com
Strobing	
Amplification	
Quantization	
CONTRO	<i>5</i> U
Digitization	Mada has & Barana Ciddh
	Made by: Waqar Siddh
estion No : 39 of 52	Marks: 1 (Budgeted Time 1 Min)
ampling of an analog signal produces :	
	Vulànguong gom
swer ( Please select your correct option )	vuAnswers.com
A series of impulses those are proportional to the frequency of the signal	
A series of impulses those are proportional to the amplitude of the signal	
Digital codes that represent the analog signal amplitude	
Digital codes that represent the time of each sample	
	Made by: Waqar Siddh

stion No : 40 of 52	Marks: 1 (Budgeted Time 1 Min)
a binary-weighted D/A converter, the resistors on the inputs :	<u>×</u>
wer ( Please select your correct option )	Vullandurond com
Limit the power consumption	VuAnswers.com
Prevent loading on the source	
Determine the weights of the digital inputs	
Determine the amplitude of the analog signal	Made by: Waqar Siddh
estion No : 41 of 52	Marks: 2 (Budgeted Time 4 Min)
nte down the ABEL symbols that are used for NOT, AND, OR and XOR operations.	
swer ( Please <u>click here</u> to Add Answer )	
- →	, unition of D.COIII
	Made by: Waqar Siddh
l iestion No : 42 of 52	Made by: Waqar Siddh Marks: 2 (Budgeted Time 4 Min)
'hat is meant by state variable?	Marks: 2 (Budgeted Time 4 Min)
That is meant by state variable? swer ( Please <u>click here</u> to Add Answer ) 과 양 문 중 같 것 같 같 같 것 같 않 ? ~ 같 🏘 등 김 유 또 ? 같 100% 고	
That is meant by state variable? swer ( Please <u>click here</u> to Add Answer ) 과 같은 목 중 중 중 상 등 중 중 약 (주 등 등 등 등 700% 도)	Marks: 2 (Budgeted Time 4 Min)
That is meant by state variable? swer ( Please <u>click here</u> to Add Answer ) 과 양 문 중 같 것 같 같 같 것 같 않 ? ~ 같 🏘 등 김 유 또 ? 같 100% 고	Marks: 2 (Budgeted Time 4 Min)
'hat is meant by state variable? swer ( Please <u>click here</u> to Add Answer ) ] 약 등 중 같 것 같 때 기 여 약 정 제 등 제 대 한 100% 및	Marks: 2 (Budgeted Time 4 Min)
'hat is meant by state variable? swer ( Please <u>click here</u> to Add Answer ) ] 약 등 중 같 것 같 때 기 여 약 정 제 등 제 대 한 100% 및	Marks: 2 (Budgeted Time 4 Min)
That is meant by state variable? swer ( Please <u>click here</u> to Add Answer ) 다양 때 중 값 ( ) 또 한 한 ( ) 여 여 ( ) 한 ( ) ( 100% 고)	Marks: 2 (Budgeted Time 4 Min)
That is meant by state variable? swer ( Please <u>click here</u> to Add Answer ) 과 양 문 중 같 것 같 같 같 것 같 않 ? ~ 같 🏘 등 김 유 또 ? 같 100% 고	Marks: 2 (Budgeted Time 4 Min)
hat is meant by state variable? awer ( Please <u>click here</u> to Add Answer ) ) 译 圖 書 [2] 《 《 》 [2] 《 《 》 [4] 《 《 》 [2] 100% [2]	Marks: 2 (Budgeted Time 4 Min)
'hat is meant by state variable? swer ( Please <u>click here</u> to Add Answer ) ] 약 등 중 같 것 같 때 기 여 약 정 제 등 제 대 한 100% 및	Marks: 2 (Budgeted Time 4 Min)
mat is meant by state variable? wer ( Please <u>click here</u> to Add Answer ) : 谷 岡 香 食 人 光 路 能 ビ マ 論 毎 元 元 町 食 100% マ	Marks: 2 (Budgeted Time 4 Min)
That is meant by state variable? swer ( Please <u>click here</u> to Add Answer )	Marks: 2 (Budgeted Time 4 Mi

estion No : 43 of 52	Marks: 2 (Budgeted Time 4 Min)
	tput shift register with an initial state 11110000. What will be the contents of register after two clock pulses?
wer ( Please <u>click here</u> to Add Answer )	VuAnswers.com
	Vullibact B.com
xmal ▼	
stion No : 44 of 52	Made by: Wagar Siddh Marks: 2 (Budgeted Time 4 Min)
at is the function of row and column decoders?	Marks: 2 (budĝeted 1 ime 4 min)
ver ( Please <u>click here</u> to Add Answer )	VuAnswers.com
🖆 🔜 🚭 📐   久 ha 信   ロ つ 🛛 🗰   勁 🖬 🖷 🔳 100% 👤	
The second	
rmal 文 Arial 文 12 文 B Z U 国际部口 任任律师	ē.
	Made by: Waqar Siddh
stion No : 45 of 52	
stion No : 45 of 52	Made by: Waqar Siddh
stion No : 45 of 52 m the circuit diagram given below derive the output expression.	Made by: Waqar Siddh
stion No : 45 of 52 m the circuit diagram given below derive the output expression.	Made by: Waqar Siddh
stion No : 45 of 52 m the circuit diagram given below derive the output expression.	Made by: Waqar Siddh
stion No : 45 of 52 m the circuit diagram given below derive the output expression. F wer (Please click here to Add Answer) @ R @ X & R P @ A & R 2 100% .	Made by: Wagar Siddh Marke: 3 (Budgeted Time 6 Min) VuAnswers.com
stion No : 45 of 52 m the circuit diagram given below derive the output expression.	Made by: Wagar Siddh Marke: 3 (Budgeted Time 6 Min) VuAnswers.com
stion No : 45 of 52 m the circuit diagram given below derive the output expression.	Made by: Wagar Siddh Marke: 3 (Budgeted Time 6 Min) VuAnswers.com
stion No : 45 of 52 m the circuit diagram given below derive the output expression.	Made by: Wagar Siddh Marke: 3 (Budgeted Time 6 Min) VuAnswers.com
stion No : 45 of 52 m the circuit diagram given below derive the output expression.	Made by: Wagar Siddh Marke: 3 (Budgeted Time 6 Min) VuAnswers.com
stion No : 45 of 52 m the circuit diagram given below derive the output expression.	Made by: Wagar Siddh Marke: 3 (Budgeted Time 6 Min) VuAnswers.com
stion No : 45 of 52 m the circuit diagram given below derive the output expression.	Made by: Wagar Siddh Marke: 3 (Budgeted Time 6 Min) VuAnswers.com
stion No : 45 of 52 m the circuit diagram given below derive the output expression.	Made by: Wagar Siddh Marke: 3 (Budgeted Time 6 Min) VuAnswers.com
stion No : 45 of 52 m the circuit diagram given below derive the output expression.	Made by: Wagar Siddh Marke: 3 (Budgeted Time 6 Min) VuAnswers.com
stion No : 45 of 52 m the circuit diagram given below derive the output expression.	Made by: Wagar Siddh Marke: 3 (Budgeted Time 6 Min) VuAnswers.com
stion No : 45 of 52 m the circuit diagram given below derive the output expression. F wer (Please click here to Add Answer) @ R @ X & R P @ A & R 2 100% .	Made by: Wagar Siddh Marke: 3 (Budgeted Time 6 Min) VuAnswers.com

on No : 46 of 52	Marks: 3 (Budgeted Time 6 Min)
wing is an incomplete circuit of 3-bit Synchronous Down-counter, in which flip-flop 3 is left unconn aronous Down-counter is achieved.	ected. Connect this 3 <sup>rd</sup> flip-flop with flip-flop 2 in such a way that functionality of 3-bit
F <sub>01</sub> F <sub>1</sub> F <sub>21</sub>	
-d> flip-flop 1   -+d> flip-flop 2   ⊲> flip-flop 3   er (Please <u>click here</u> to Add Answer)	Vullnawong com
	VuAnswers.com
al X Arial X 12 X B X U ESEE HE # #	
	Made by: Waqar Siddl
on No : 47 of 52	Marks: 3 (Budgeted Time 6 Min)
ose a 2 bit up-down counter having states "A, B, C, D". The counter counts upward when X=1 an	d downward when X=0. Write down IF-THEN-ELSE statements to show how present states
e to next states and previous states.	
r ( Please <u>click here</u> to Add Answer )	VuAnswers.com
2 ■ ● Q / / Pa Pa >  A ● 0, 1 ■ 7 2 100% ▼	
al 文 Arial 文 12 文 B / U 正言目 注語作	
	Made by: Waqar Siddl
on No : 48 of 52	Made by: Wagar Siddl Marks: 3 (Budgeted Time 6 Min)
DRAMs are different from SRAMs? Write three point of differences.	Marks: 3 (Budgeted Time 6 Min)
DRAMs are different from SRAMs? Write three point of differences. r ( Please <u>click here</u> to Add Answer )	
TRAMs are different from SRAMs? Write three point of differences. r ( Please <u>click here</u> to Add Answer ) →  ○  ○  ○  ▲  ○  ○  ▲  ○  ○  ○  ○  ○  ○	Marks: 3 (Budgeted Time 6 Min)
DRAMs are different from SRAMs? Write three point of differences. r ( Please <u>click here</u> to Add Answer ) 중 등 중 ( ) ※ ( ) %	Marks: 3 (Budgeted Time 6 Min)
RAMs are different from SRAMs? Write three point of differences. r ( Please <u>click here</u> to Add Answer ) →  ○  ▲  ○  ▲  ○  ▲  ○  100% ▼	Marks: 3 (Budgeted Time 6 Min)
RAMs are different from SRAMs? Write three point of differences. r ( Please <u>click here</u> to Add Answer ) →  ○  ▲  ○  ▲  ○  ▲  ○  100% ▼	Marks: 3 (Budgeted Time 6 Min)
TRAMs are different from SRAMs? Write three point of differences. r ( Please <u>click here</u> to Add Answer ) →  ○  ○  ○  ▲  ○  ○  ▲  ○  ○  ○  ○  ○  ○	Marks: 3 (Budgeted Time 6 Min)
on No : 48 of 52 DRAMs are different from SRAMs? Write three point of differences. r ( Please click here to Add Answer )	Marks: 3 (Budgeted Time 6 Min)
TRAMs are different from SRAMs? Write three point of differences. r ( Please <u>click here</u> to Add Answer ) →  ○  ○  ○  ▲  ○  ○  ▲  ○  ○  ○  ○  ○  ○	Marks: 3 (Budgeted Time 6 Min)
TRAMs are different from SRAMs? Write three point of differences. r ( Please <u>click here</u> to Add Answer ) →  ○  ○  ○  ▲  ○  ○  ▲  ○  ○  ○  ○  ○  ○	Marks: 3 (Budgeted Time 6 Min)
TRAMs are different from SRAMs? Write three point of differences. r ( Please <u>click here</u> to Add Answer ) →  ○  ○  ○  ▲  ○  ○  ▲  ○  ○  ○  ○  ○  ○	
CRAMs are different from SRAMs? Write three point of differences.         r ( Please click here to Add Answer )         Image: I	Marks: 3 (Budgeted Time 6 Min)

iestion No : 49 of 52	Marks: 5 (Budgeted Time 10 Min)
sing K - map, minimize the following POS expression: $(A + B + C)(A + B + \overline{C})(A + \overline{B} + C)(A + \overline{B} + \overline{C})(\overline{A} + \overline{B} + C)$	
swer ( Please <u>click here</u> to Add Answer )	VuAnswers.com
▶ 😂 🚍 💁 🕺 ½ 🖹 🕄 🗢 ↔ 🗰 둸 🖬 🖷 ¶ 💭 100% ▼ Normal 🔮 Arial 🔹 12 💽 B Z U ■ 日日日 日日 日日 日日	
	Made by: Waqar Sidd
	Marks: 5 (Budgeted Time 10 Min)
raw the state diagram of a 3-bit up-down counter. Use an external input X; when X sets to logic	Marks: 5 (Budgeted Time 10 Min) 1, the counter counts downward otherwise counts upward.
raw the state diagram of a 3-bit up-down counter. Use an external input X; when X sets to logic	Marks: 5 (Budgeted Time 10 Min)
Austion No : 50 of 52 Draw the state diagram of a 3-bit up-down counter. Use an external input X, when X sets to logic Inswer (Please click here to Add Answer )	Marks: 5 (Budgeted Time 10 Min) 1, the counter counts downward otherwise counts upward.
Draw the state diagram of a 3-bit up-down counter. Use an external input X; when X sets to logic nswer ( Please <u>click here</u> to Add Answer ) B 😂 🗑 🚱 🗽   X 🗈 🛍   🕫 🖼 🖷 🐨 🐨 100% 💌	Marks: 5 (Budgeted Time 10 Min) 1, the counter counts downward otherwise counts upward.