

For More Visit **VU Answer**

CS302 Final Term Papers By Waqar (File 2)

Question No : 1 of 52	Marks: 1 (Budgeted Time 1 Min)
Caveman number system is Base _____ number system	
Answer (Please select your correct option)	
VuAnswers.com	
<input type="radio"/> 2	
<input type="radio"/> 5	correct
<input type="radio"/> 10	
<input type="radio"/> 16	
Made by: Waqar Siddhu	
Question No : 2 of 52	Marks: 1 (Budgeted Time 1 Min)
If two numbers in BCD representation generate an invalid BCD number then the binary _____ is added to the result	
Answer (Please select your correct option)	
VuAnswers.com	
<input type="radio"/> 1001	
<input type="radio"/> 0110	correct
<input type="radio"/> 1111	
<input type="radio"/> 1100	
Made by: Waqar Siddhu	
Question No : 3 of 52	Marks: 1 (Budgeted Time 1 Min)
The Gray code is different from the unsigned binary code because _____	
Answer (Please select your correct option)	
VuAnswers.com	
<input type="radio"/> Successive values of Gray code differ by only one bit	correct
<input type="radio"/> Gray Code is positional code	
<input type="radio"/> Gray Code does not support negative values	
<input type="radio"/> Gray Code ranges from "0" to "9"	
Made by: Waqar Siddhu	

For More Visit **VU Answer**

Question No : 4 of 52 Marks: 1 (Budgeted Time 1 Min)

"74ALS" stands for _____

Answer (Please select your correct option)

VuAnswers.com

Advanced Low-frequency Schottky TTL

Advanced Low-dissipation Schottky TTL

Advanced Low-Power Schottky TTL

correct

Advanced Low-propagation Schottky TTL

Made by: Waqar Siddhu

Question No : 5 of 52

Marks: 1 (Budgeted Time 1 Min)

The 3-variable Karnaugh Map (K-Map) has _____ cells for min or max terms

Answer (Please select your correct option)

VuAnswers.com

4

8

correct

12

16

Made by: Waqar Siddhu

Question No : 6 of 52

Marks: 1 (Budgeted Time 1 Min)

The cell marked 6 in 4-variable K-Map represent minterm 6 or the maxterm 6 having the following binary value of variables A, B, C and D.

Answer (Please select your correct option)

VuAnswers.com

A=1, B=1, C=0, D=0

A=0, B=1, C=1, D=0

correct

A=0, B=0, C=1, D=1

A=1, B=0, C=0, D=1

Made by: Waqar Siddhu

Question No : 7 of 52 Marks: 1 (Budgeted Time 1 Min)

The PROM consists of a fixed non-programmable _____ Gate array configured as a decoder.

Answer (Please select your correct option) **VuAnswers.com**

- AND **correct**
 - OR
 - NOT
 - XOR
- Made by: Waqar Siddhu**

Question No : 8 of 52 Marks: 1 (Budgeted Time 1 Min)

In a sequential circuit the next state is determined by _____ and _____

Answer (Please select your correct option) **VuAnswers.com**

- State variable, current state
 - Current state, flip-flop output
 - Current state and external input **correct**
 - Input and clock signal applied
- Made by: Waqar Siddhu**

Question No : 9 of 52 Marks: 1 (Budgeted Time 1 Min)

In CMOS 5 Volt series, input voltage for Logic high signal (V_{IH}) is in the range of _____ volts.

Answer (Please select your correct option) **VuAnswers.com**

- 3.5 to 5 **correct**
 - 4.5 to 5
 - 0 to 5
 - 0 to 3.5
- Made by: Waqar Siddhu**

Question No : 10 of 52 Marks: 1 (Budgeted Time 1 Min)

What will be output state when $J = 1$, $K = 0$ and CLR input is active?

Answer (Please select your correct option)

VuAnswers.com

Q = 1

correct

Q = 0

Retains previous output state

Toggle output

Made by: Waqar Siddhu

Question No : 11 of 52

Marks: 1 (Budgeted Time 1 Min)

A feature that distinguishes JK flip-flop from SR flip-flop is _____

Answer (Please select your correct option)

VuAnswers.com

Toggle condition

correct

Preset input

Type of clock

Clear input

Made by: Waqar Siddhu

Question No : 12 of 52

Marks: 1 (Budgeted Time 1 Min)

Which one of the following expressions is an example of Commutative Law for Multiplication?

Answer (Please select your correct option)

VuAnswers.com

$AB+C = A+BC$

$A(B+C) = B(A+C)$

$AB=BA$

correct

$A+B=B+A$

Made by: Waqar Siddhu

Question No : 13 of 52 Marks: 1 (Budgeted Time 1 Min)

The binary values for the standard SOP expression, $ABCD + \bar{A}BC\bar{D} + \bar{A}BCD$ are _____

Answer (Please select your correct option)

VuAnswers.com

1110 + 0110 + 0001

correct

1011 + 1111 + 1011

0001 + 1001 + 1110

1010 + 1110 + 0101

Made by: Waqar Siddhu

Question No : 14 of 52

Marks: 1 (Budgeted Time 1 Min)

The design and implementation of synchronous counters start from _____

Answer (Please select your correct option)

VuAnswers.com

Truth table

K-map

State table

State diagram

correct

Made by: Waqar Siddhu

Question No : 15 of 52

Marks: 1 (Budgeted Time 1 Min)

In a state diagram, the transition from a current state to the next state is determined by _____ and _____

Answer (Please select your correct option)

VuAnswers.com

Current state, inputs

correct

Current state, outputs

Previous state, inputs

Previous state, outputs

Made by: Waqar Siddhu

For More Visit **VU Answer**

Question No : 16 of 52

Marks: 1 (Budgeted Time 1 Min)

In _____, the \bar{Q} output of the last flip-flop of the shift register is connected to the data input of the first flip-flop.

Answer (Please select your correct option)

VuAnswers.com

- Moore machine
- Mealy machine
- Johnson counter
- Ring counter

correct

Made by: Waqar Siddhu

Question No : 17 of 52

Marks: 1 (Budgeted Time 1 Min)

The sequence of states that are implemented by a n-bit Johnson counter is _____

Answer (Please select your correct option)

VuAnswers.com

- $n+2$ (n plus 2)
- $2n$ (n multiplied by 2)
- 2^n (2 raise to power n)
- n^2 (n raise to power 2)

correct

Made by: Waqar Siddhu

Question No : 18 of 52

Marks: 1 (Budgeted Time 1 Min)

Flip flops are also called _____

Answer (Please select your correct option)

VuAnswers.com

- Bi-stable dualvibrators
- Bi-stable transformer
- Bi-stable multivibrators
- Bi-stable singlevibrators

correct

Made by: Waqar Siddhu

For More Visit **VU Answer**

For More Visit **VU Answer**

Question No : 19 of 52

Marks: 1 (Budgeted Time 1 Min)

For a gated D-Latch, if $EN=1$ and $D=1$ then $Q(t+1) =$ _____

Answer (Please select your correct option)

VuAnswers.com

0

1

correct

$Q(t)$

Invalid

Made by: Waqar Siddhu

Question No : 20 of 52

Marks: 1 (Budgeted Time 1 Min)

The operation of J-K flip-flop is similar to that of the SR flip-flop except that the J-K flip-flop _____

Answer (Please select your correct option)

VuAnswers.com

Doesn't have an invalid state

correct

Sets to clear when both $J = 0$ and $K = 0$

It does not show transition on change in pulse

It does not accept asynchronous inputs

Made by: Waqar Siddhu

Question No : 21 of 52

Marks: 1 (Budgeted Time 1 Min)

The minimum time for which the input signal has to be maintained at the input of flip-flop is called _____ of the flip-flop.

Answer (Please select your correct option)

VuAnswers.com

Set-up time

Pulse Stability time (PST)

Hold time

correct

Pulse Interval time

Made by: Waqar Siddhu

For More Visit **VU Answer**

Question No : 22 of 52 Marks: 1 (Budgeted Time 1 Min)

The _____ input overrides the _____ input

Answer (Please select your correct option)

VuAnswers.com

Asynchronous, synchronous

correct

Synchronous, asynchronous

Preset input (PRE), clear input (CLR)

Clear input (CLR), preset input (PRE)

Made by: Waqar Siddhu

Question No : 23 of 52

Marks: 1 (Budgeted Time 1 Min)

The divide-by-60 counter in digital clock is implemented by using two cascading counters:

Answer (Please select your correct option)

VuAnswers.com

Mod-6, Mod-10

correct

Mod-50, Mod-10

Mod-10, Mod-50

Mod-50, Mod-6

Made by: Waqar Siddhu

Question No : 24 of 52

Marks: 1 (Budgeted Time 1 Min)

The hours counter is implemented using _____.

Answer (Please select your correct option)

VuAnswers.com

Mod-10 and Mod-2 counters

A single decade counter and a flip-flop

correct

Only a single Mod-12 counter is required

Mod-10 and Mod-6 counters

Made by: Waqar Siddhu

Question No : 25 of 52 Marks: 1 (Budgeted Time 1 Min)

State Machine is a generic name given to _____

Answer (Please select your correct option) **VuAnswers.com**

- Sequential circuits
 - Combinational circuits
 - Flip-flops
 - Counters
- correct**
- Made by: Waqar Siddhu**

Question No : 26 of 52 Marks: 1 (Budgeted Time 1 Min)

_____ is used to simplify the circuit that determines the next state.

Answer (Please select your correct option) **VuAnswers.com**

- State diagram
 - Next state table
 - State reduction
 - State assignment
- correct**
- Made by: Waqar Siddhu**

Question No : 27 of 52 Marks: 1 (Budgeted Time 1 Min)

The alternate solution for a demultiplexer-register combination circuit is _____

Answer (Please select your correct option) **VuAnswers.com**

- Parallel in / Serial out shift register
 - Serial in / Parallel out shift register
 - Parallel in / Parallel out shift register
 - Serial in / Serial Out shift register
- correct**
- Made by: Waqar Siddhu**

For More Visit **VU Answer**

Question No : 28 of 52

Marks: 1 (Budgeted Time 1 Min)

In the following statement
Z PIN 20 ISTYPE 'reg.invert';
The keyword "reg.invert" indicates _____

Answer (Please select your correct option)

VuAnswers.com

- An inverted register input
- An inverted register input at pin 20
- Active-high Registered Mode output
- Active-low Registered Mode output

correct **Made by: Waqar Siddhu**

Question No : 29 of 52

Marks: 1 (Budgeted Time 1 Min)

A GAL is essentially a _____.

Answer (Please select your correct option)

VuAnswers.com

- Non-reprogrammable PAL
- PAL that is programmed only by the manufacturer
- Reprogrammable PAL
- Reprogrammable PAL

correct

Made by: Waqar Siddhu

Question No : 30 of 52

Marks: 1 (Budgeted Time 1 Min)

Which is not characteristic of a shift register?

Answer (Please select your correct option)

VuAnswers.com

- Serial in/parallel in
- Serial in/parallel out
- Parallel in/serial out
- Parallel in/parallel out

correct

Made by: Waqar Siddhu

For More Visit **VU Answer**

Question No : 31 of 52 Marks: 1 (Budgeted Time 1 Min)

Assume that a 4-bit serial in/serial out shift register is initially clear. We wish to store the nibble 1100. What will be the 4-bit pattern after the second clock pulse? (Right-most bit first.)

Answer (Please select your correct option)

VuAnswers.com

1100

0011

0000

correct

1111

Made by: Waqar Siddhu

Question No : 32 of 52

Marks: 1 (Budgeted Time 1 Min)

A Nibble consists of ____ bits

Answer (Please select your correct option)

VuAnswers.com

2

4

correct

8

16

Made by: Waqar Siddhu

Question No : 33 of 52

Marks: 1 (Budgeted Time 1 Min)

The address, from which the data is read, is provided by _____

Answer (Please select your correct option)

VuAnswers.com

Depends on circuitry

None of given options

RAM

Microprocessor

correct

Made by: Waqar Siddhu

Question No : 34 of 52 Marks: 1 (Budgeted Time 1 Min)

FIFO is an acronym for _____

Answer (Please select your correct option) **VuAnswers.com**

- First In, First Out **correct**
 - Fly in, Fly Out
 - Fast in, Fast Out
 - None of given options
- Made by: Waqar Siddhu**

Question No : 35 of 52 Marks: 1 (Budgeted Time 1 Min)

In order to synchronize two devices that consume and produce data at different rates, we can use _____

Answer (Please select your correct option) **VuAnswers.com**

- Read Only Memory
 - First In First Out Memory **correct**
 - Flash Memory
 - Fast Page Access Mode Memory
- Made by: Waqar Siddhu**

Question No : 36 of 52 Marks: 1 (Budgeted Time 1 Min)

If the FIFO Memory output is already filled with data then _____

Answer (Please select your correct option) **VuAnswers.com**

- It is locked, no data is allowed to enter
 - It is not locked, the new data overwrites the previous data.
 - Previous data is swapped out of memory and new data enters
 - None of given options **correct**
- Made by: Waqar Siddhu**

Question No : 37 of 52 Marks: 1 (Budgeted Time 1 Min)

The voltage gain of the Inverting Amplifier is given by the relation _____

Answer (Please select your correct option)

VuAnswers.com

$V_{out} / V_{in} = - R_f / R_i$

correct

$V_{out} / R_f = - V_{in} / R_i$

$R_f / V_{in} = - R_i / V_{out}$

$R_f / V_{in} = R_i / V_{out}$

Made by: Waqar Siddhu

Question No : 38 of 52 Marks: 1 (Budgeted Time 1 Min)

The process of converting the analogue signal into a digital representation (code) is known as _____

Answer (Please select your correct option)

VuAnswers.com

Strobing

Amplification

Quantization

correct

Digitization

Made by: Waqar Siddhu

Question No : 39 of 52 Marks: 1 (Budgeted Time 1 Min)

Sampling of an analog signal produces :

Answer (Please select your correct option)

VuAnswers.com

A series of impulses those are proportional to the frequency of the signal

A series of impulses those are proportional to the amplitude of the signal

Digital codes that represent the analog signal amplitude

Digital codes that represent the time of each sample

Made by: Waqar Siddhu

Question No : 40 of 52 Marks: 1 (Budgeted Time 1 Min)

In a binary-weighted D/A converter, the resistors on the inputs :

Answer (Please select your correct option) **VuAnswers.com**

- Limit the power consumption
- Prevent loading on the source
- Determine the weights of the digital inputs
- Determine the amplitude of the analog signal

Made by: Waqar Siddhu

Question No : 41 of 52 Marks: 2 (Budgeted Time 4 Min)

Write down the ABEL symbols that are used for NOT, AND, OR and XOR operations.

Answer (Please click here to Add Answer) **VuAnswers.com**

Normal Arial 12 B I U

Made by: Waqar Siddhu

Question No : 42 of 52 Marks: 2 (Budgeted Time 4 Min)

What is meant by state variable?

Answer (Please click here to Add Answer) **VuAnswers.com**

Normal Arial 12 B I U

Made by: Waqar Siddhu

For More Visit **VU Answer**

Question No : 43 of 52 Marks: 2 (Budgeted Time 4 Min)

The group of bits 10110111 is serially shifted (right-most bit first) into an 8-bit parallel output shift register with an initial state 11110000. What will be the contents of register after two clock pulses?

Answer ([Please click here to Add Answer](#))

VuAnswers.com

Rich text editor toolbar with options for bold, italic, underline, and text color. The text area contains the signature: **Made by: Waqar Siddhu**

Question No : 44 of 52 Marks: 2 (Budgeted Time 4 Min)

What is the function of row and column decoders?


Answer ([Please click here to Add Answer](#))

VuAnswers.com

Rich text editor toolbar with options for bold, italic, underline, and text color. The text area contains the signature: **Made by: Waqar Siddhu**

Question No : 45 of 52 Marks: 3 (Budgeted Time 6 Min)

From the circuit diagram given below derive the output expression.



Answer ([Please click here to Add Answer](#))

VuAnswers.com


Rich text editor toolbar with options for bold, italic, underline, and text color. The text area contains the signature: **Made by: Waqar Siddhu**

For More Visit **VU Answer**

For More Visit **VU Answer**

Question No : 46 of 52 Marks: 3 (Budgeted Time 6 Min)

Following is an incomplete circuit of 3-bit Synchronous Down-counter, in which flip-flop 3 is left unconnected. Connect this 3rd flip-flop with flip-flop 2 in such a way that functionality of 3-bit Synchronous Down-counter is achieved.



Answer (Please [click here](#) to Add Answer)

VuAnswers.com

Rich text editor toolbar with options for font style, size, color, and alignment. The text area is empty.

Made by: Waqar Siddhu

Question No : 47 of 52 Marks: 3 (Budgeted Time 6 Min)

Suppose a 2 bit up-down counter having states "A, B, C, D". The counter counts upward when X=1 and downward when X=0. Write down IF-THEN-ELSE statements to show how present states change to next states and previous states.

Answer (Please [click here](#) to Add Answer)

VuAnswers.com

Rich text editor toolbar with options for font style, size, color, and alignment. The text area is empty.

Made by: Waqar Siddhu

Question No : 48 of 52 Marks: 3 (Budgeted Time 6 Min)

How DRAMs are different from SRAMs? Write three point of differences.

Answer (Please [click here](#) to Add Answer)

VuAnswers.com

Rich text editor toolbar with options for font style, size, color, and alignment. The text area is empty.

Made by: Waqar Siddhu

For More Visit **VU Answer**

For More Visit **VU Answer**

Question No : 49 of 52 Marks: 5 (Budgeted Time 10 Min)

Using K- map, minimize the following POS expression:
 $(A + B + C)(A + B + \bar{C})(A + \bar{B} + C)(A + \bar{B} + \bar{C})(\bar{A} + \bar{B} + C)$

VuAnswers.com

Made by: Waqar Siddhu

Question No : 50 of 52 Marks: 5 (Budgeted Time 10 Min)

Draw the state diagram of a 3-bit up-down counter. Use an external input X; when X sets to logic 1, the counter counts downward otherwise counts upward.


VuAnswers.com

Made by: Waqar Siddhu

For More Visit **VU Answer**

Question No : 51 of 52 Marks: 5 (Budgeted Time 10 Min)

Given below is an incomplete circuit diagram of parallel in / serial out shift register, in which Q0, Q1, Q2, Q3, and Clock input are disconnected. Connect above mentioned connections in such a way that functionality of the given circuit is not affected.



Answer ([Please click here to Add Answer](#)) **VuAnswers.com**

Rich text editor toolbar with options: Bold, Italic, Underline, Text Color, Background Color, Bulleted List, Numbered List, Indent, Outdent, Undo, Redo, and a 100% zoom level. The editor area is currently blank.

Made by: Waqar Siddhu

Question No : 52 of 52 Marks: 5 (Budgeted Time 10 Min)

How a registered based LIFO memory is implemented? Draw block diagram of five bytes registered based LIFO memory.

Rich text editor toolbar with options: Bold, Italic, Underline, Text Color, Background Color, Bulleted List, Numbered List, Indent, Outdent, Undo, Redo, and a 100% zoom level. The editor area is currently blank.

Answer ([Please click here to Add Answer](#)) **VuAnswers.com**

Rich text editor toolbar with options: Bold, Italic, Underline, Text Color, Background Color, Bulleted List, Numbered List, Indent, Outdent, Undo, Redo, and a 100% zoom level. The editor area is currently blank.

Made by: Waqar Siddhu